Regviz

Espressif Systems /ESP32-S2 /SPI0 /DMA_INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA_INT_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/SPI0/DMA_INT_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (INLINK_DSCR_EMPTY_INT_CLR)INLINK_DSCR_EMPTY_INT_CLR 0 (OUTLINK_DSCR_ERROR_INT_CLR)OUTLINK_DSCR_ERROR_INT_CLR 0 (INLINK_DSCR_ERROR_INT_CLR)INLINK_DSCR_ERROR_INT_CLR 0 (IN_DONE_INT_CLR)IN_DONE_INT_CLR 0 (IN_ERR_EOF_INT_CLR)IN_ERR_EOF_INT_CLR 0 (IN_SUC_EOF_INT_CLR)IN_SUC_EOF_INT_CLR 0 (OUT_DONE_INT_CLR)OUT_DONE_INT_CLR 0 (OUT_EOF_INT_CLR)OUT_EOF_INT_CLR 0 (OUT_TOTAL_EOF_INT_CLR)OUT_TOTAL_EOF_INT_CLR 0 (INFIFO_FULL_ERR_INT_CLR)INFIFO_FULL_ERR_INT_CLR 0 (OUTFIFO_EMPTY_ERR_INT_CLR)OUTFIFO_EMPTY_ERR_INT_CLR 0 (SLV_CMD6_INT_CLR)SLV_CMD6_INT_CLR 0 (SLV_CMD7_INT_CLR)SLV_CMD7_INT_CLR 0 (SLV_CMD8_INT_CLR)SLV_CMD8_INT_CLR 0 (SLV_CMD9_INT_CLR)SLV_CMD9_INT_CLR 0 (SLV_CMDA_INT_CLR)SLV_CMDA_INT_CLR

Description

SPI DMA interrupt clear register

Fields

INLINK_DSCR_EMPTY_INT_CLR

The clear bit for lack of enough inlink descriptors. Can be configured in CONF state.
OUTLINK_DSCR_ERROR_INT_CLR

The clear bit for outlink descriptor error. Can be configured in CONF state.
INLINK_DSCR_ERROR_INT_CLR

The clear bit for inlink descriptor error. Can be configured in CONF state.
IN_DONE_INT_CLR

The clear bit for completing usage of a inlink descriptor. Can be configured in CONF state.
IN_ERR_EOF_INT_CLR

The clear bit for receiving error. Can be configured in CONF state.
IN_SUC_EOF_INT_CLR

The clear bit for completing receiving all the packets from host. Can be configured in CONF state.
OUT_DONE_INT_CLR

The clear bit for completing usage of a outlink descriptor. Can be configured in CONF state.
OUT_EOF_INT_CLR

The clear bit for sending a packet to host done. Can be configured in CONF state.
OUT_TOTAL_EOF_INT_CLR

The clear bit for sending all the packets to host done. Can be configured in CONF state.
INFIFO_FULL_ERR_INT_CLR

1: Clear SPI_INFIFO_FULL_ERR_INT_RAW. 0: not valid. Can be changed by CONF_buf.
OUTFIFO_EMPTY_ERR_INT_CLR

1: Clear SPI_OUTFIFO_EMPTY_ERR_INT_RAW signal. 0: not valid. Can be changed by CONF_buf.
SLV_CMD6_INT_CLR

The clear bit for SPI slave CMD6 interrupt.
SLV_CMD7_INT_CLR

The clear bit for SPI slave CMD7 interrupt.
SLV_CMD8_INT_CLR

The clear bit for SPI slave CMD8 interrupt.
SLV_CMD9_INT_CLR

The clear bit for SPI slave CMD9 interrupt.
SLV_CMDA_INT_CLR

The clear bit for SPI slave CMDA interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data